HOMEWORK > EECS 168 Introduction to VLSI Design Sheldon Tan Homework 3 solution
University of California, Riverside EE 168 Please use the 180 nm process parameters shown at the end of homework for all the homework questions. For NMOS as Rn = 6.47KΩ, for PMOS as Rp = 29.6KΩ, and Cl =0.89f F) 1. (10pt) Draw the transistor-level schematics for domino gates that implement these functions: (a) a+b+c (b) (abc)’ (c) ((a+b)c)’ a) b) (ab ...[Show More]
Preview 1 out of 8 pages
Reviews( 0 )
| Category: | |
| Number of pages: | 8 |
| Language: | English |
| Last updated: | 2 months ago |
| Downloads: | 1 |
| Views: | 0 |
-preview.jpeg)
-preview.jpeg)
-preview.jpeg)
-preview.jpeg)
-preview.jpeg)
